NXP Semiconductors /MIMXRT1064 /IOMUXC /SW_MUX_CTL_PAD_GPIO_AD_B0_06

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_AD_B0_06

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

SION=DISABLED, MUX_MODE=ALT0

Description

SW_MUX_CTL_PAD_GPIO_AD_B0_06 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: JTAG_TMS of instance: jtag_mux

1 (ALT1): Select mux mode: ALT1 mux port: GPT2_COMPARE1 of instance: gpt2

2 (ALT2): Select mux mode: ALT2 mux port: ENET_RX_CLK of instance: enet

3 (ALT3): Select mux mode: ALT3 mux port: SAI2_RX_BCLK of instance: sai2

4 (ALT4): Select mux mode: ALT4 mux port: CSI_DATA07 of instance: csi

5 (ALT5): Select mux mode: ALT5 mux port: GPIO1_IO06 of instance: gpio1

6 (ALT6): Select mux mode: ALT6 mux port: XBAR1_INOUT18 of instance: xbar1

7 (ALT7): Select mux mode: ALT7 mux port: LPSPI3_PCS3 of instance: lpspi3

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_AD_B0_06

Links

() ()